



Wu

[11] Patent Number: 5,869,374

[45] **Date of Patent:** Feb. 9, 1999

[54] **METHOD TO FORM MOSFET WITH AN INVERSE T-SHAPED AIR-GAP GATE STRUCTURE**

[75] Inventor: **Shye-Lin Wu**, Hsinchu, Taiwan

[73] Assignee: **Texas Instruments-Acer Incorporated,**
Hsinchu, Taiwan

[21] Appl. No.: 64,262

[22] Filed: **Apr. 22, 1998**

[51] **Int. Cl.⁶** **H01L 21/336**

[52] U.S. Cl. 438/291; 438/305; 438/592

[58] **Field of Search** 438/291, 305,
438/307, 303, 592, 289

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,963,504	10/1990	Huang .
5,583,067	12/1996	Sanchez .
5,585,295	12/1996	Wu .
5,595,919	1/1997	Pan .
5,599,725	2/1997	Dorleans et al. .
5,736,446	4/1998	Wu .

OTHER PUBLICATIONS

M. Togo et al., *A Gate-Side Air-Gap Structure (GAS) to Reduce the Parasitic Capacitance in MOSFETs*, 1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 38–39.

Tiao-Yuan Huang et al., *A New LDD Transistor with Inverse- T Gate Structure*, IEEE Electron Device Letters, vol. EDL-8, No. 4, Apr. 1987, pp. 151-153.

D. Hagmann et al., *A Method to Impede the Formation of Crystal Defects after High Dose Arsenic Implants*, J. Electrochem. Soc.: Solid-State Science and Technology, Dec. 1986, pp. 2597-2600.

Primary Examiner—Richard A. Booth

Attorney, Agent, or Firm—Harness, Dickey & Pierce, P.L.C.

[57] **ABSTRACT**

A method for fabricating a MOS transistor with an inverse T-shaped air-gap gate structure on a semiconductor substrate is disclosed. The T-shaped air-gap gate structure reduces the parasitic resistance and capacitance; hence device structure operation speed can be improved. The method comprises the following steps: firstly, a gate hollow is defined in the pad oxide/nitride layer. Next an ultra-thin nitrogen rich dielectric as a gate oxide is formed. After that, a thin α -Si is deposited, then an ion implantation is done to form a punchthrough stopping region. After forming a CVD oxide film, an anisotropic etching is followed to form oxide spacers. An undoped silicon layer then followed to refill the gate hollow region. A CMP processes or a dry etching is done to remove silicon layer until the nitride layer is exposed. Subsequently, the oxide spacers is removed to expose a dual hollow. A LDD implantation is then implanted into the substrate. Next a pad nitride/oxide layer is successive removed to expose the substrate by a dry etching method. Subsequently, a source/drain/gate implantation and a high temperature oxidation are carried out to grow an oxide layer and seal the dual hollow so as to form a dual air gap. At the same time the extended S/D junction are formed.

16 Claims, 5 Drawing Sheets

